

# SCFIFO and DCFIFO Megafunctions User Guide

© September 2009

## Introduction

Altera provides FIFO functions through the parameterizable single-clock FIFO (SCFIFO) and dual-clock FIFO (DCFIFO) megafunctions. The FIFO functions are mostly applied in data buffering applications that comply with the first-in-first-out data flow in synchronous or asynchronous clock domains. The specific names of the megafunctions are as follows:

- SCFIFO: single-clock FIFO
- DCFIFO: dual-clock FIFO (supports same port widths for input and output data)
- DCFIFO\_MIXED\_WIDTHS: dual-clock FIFO (supports different port widths for input and output data)

In this user guide, the term "DCFIFO" refers to both the DCFIFO and DCFIFO\_MIXED\_WIDTHS megafunctions, unless specified.

This user guide contains the following sections:

- "Configuration Methods" on page 2
- "Port Specifications" on page 3
- "Parameter Specifications" on page 7
- "Functional Timing Requirements" on page 11
- "Output Status Flags and Latency" on page 12
- "Metastability Protection and Related Options" on page 15
- "Synchronous Clear and Asynchronous Clear Effect" on page 16
- "Different Input and Output Width" on page 18
- "Constraint Settings" on page 20
- "Coding Example for Manual Instantiation" on page 21
- "Design Example" on page 22

You must refer to "Port Specifications" on page 3 and "Parameter Specifications" on page 7 before you configure and build the FIFO megafunction. The description about input ports, output ports, and parameters is important especially if you decide to manually instantiate the megafunctions.

## **Configuration Methods**

There are two methods to configure and build the FIFO megafunctions:

■ Using the FIFO MegaWizard interface launched from the MegaWizard<sup>™</sup> Plug-In Manager in the Quartus<sup>®</sup> II software.

Altera recommends using this method to build your FIFO megafunctions. It is an efficient way to configure and build the FIFO megafunctions. The FIFO MegaWizard interface provides options that you can easily use to configure the FIFO megafunctions.

For general information about the Quartus II MegaWizard Plug-In Manager, refer to the Megafunction Overview User Guide.

Manually instantiating the FIFO megafunctions.

Use this method only if you are an expert user. This method requires that you know the detailed specifications of the megafunctions. You must ensure that the input and output ports used, and the parameter values assigned are valid for the FIFO megafunction you instantiate for your target device.


For coding examples about how to manually instantiate the FIFO megafunctions, you can refer to "Coding Example for Manual Instantiation" on page 21.


Altera recommends using the MegaWizard Plug-In Manager to build your FIFO megafunction.

# **Port Specifications**

This section provides diagrams of the SCFIFO and DCFIFO blocks to help in visualizing their input and output ports. This section also describes each port in detail to help in understanding their usages, functionality, or any restrictions. For better illustrations, some descriptions might refer you to a specific section in this user guide.

Figure 1 shows the input and output ports of the megafunctions.





For the SCFIFO, the read and write signals are synchronized to the same clock, while for the DCFIFO, the read and write signals are synchronized to the rdclk and wrclk clocks respectively. The prefix wr and rd represent the signals that are synchronized by the wrclk and rdclk clocks respectively.

Table 1 describes the ports of the megafunctions.

The term "series of devices" refers to all the device families of a particular device. For example, "Stratix series of devices" is referring to the Stratix<sup>®</sup>, Stratix GX, Stratix II, Stratix II GX, Stratix III, and new devices, unless specified otherwise.

Table 1. Input and Output Ports Description (Part 1 of 4)

| Port      | Туре  | Required | Description                             |
|-----------|-------|----------|---|
| clock (1) | Input | Yes      | Positive-edge-triggered clock.          |
| wrclk (2) | Input | Yes      | Positive-edge-triggered clock.          |
|           |       |          | Use to synchronize the following ports: |
|           |       |          | data                                    |
|           |       |          | wrreq                                   |
|           |       |          | wrfull                                  |
|           |       |          | wrempty                                 |
|           |       |          | wrusedw                                 |

| Port               | Туре  | Required | Description   |
|--------------------|-------|----------|---|
| rdclk <i>(2)</i>   | Input | Yes      | Positive-edge-triggered clock.  |
|                    |       |          | Use to synchronize the following ports:   |
|                    |       |          | ■ q   |
|                    |       |          | rdreq   |
|                    |       |          | <pre>rdfull</pre>   |
|                    |       |          | rdempty   |
|                    |       |          | rdusedw   |
| data <i>(3)</i>    | Input | Yes      | Holds the data to be written in the FIFO megafunction when the wrreq signal is asserted. If you manually instantiate the FIFO megafunction, ensure the port width is equal to the LPM_WIDTH parameter.  |
| wrreq <i>(3)</i>   | Input | Yes      | Assert this signal to request for a write operation.  |
|                    |       |          | Ensure that the following conditions are met:   |
|                    |       |          | Do not assert the wrreq signal when the full (for SCFIFO) or<br>wrfull (for DCFIFO) port is high. Enable the overflow protection<br>circuitry or set the OVERFLOW_CHECKING parameter to ON so that<br>the FIFO megafunction can automatically disable the wrreq signal<br>when it is full.  |
|                    |       |          | <ul> <li>The wrreq signal must meet the functional timing requirement with<br/>respect to the full or wrfull signal. See "Functional Timing<br/>Requirements" on page 11.</li> </ul>  |
|                    |       |          | Do not assert the wrreq signal during the deassertion of the aclr signal. Violating this requirement creates a race condition between the falling edge of the aclr signal and the rising edge of the write clock if the wrreq port is set to high. For DCFIFO megafunctions that targets Stratix and Cyclone series of devices (except Stratix, Stratix GX, and Cyclone devices), you have the option to automatically add a circuit to synchronize the aclr signal with the wrclk clock, or set the WRITE_ACLR_SYNCH parameter to ON. Use this option to ensure the restriction is obeyed. |
| rdreq <i>(3)</i>   | Input | Yes      | Assert this signal to request for a read operation. The rdreq signal acts differently in normal mode and show-ahead mode. For more information about the two different FIFO modes, refer to the description of the LPM_SHOWAHEAD parameter in Table 2 on page 7.  |
|                    |       |          | Ensure that the following conditions are met:   |
|                    |       |          | <ul> <li>Do not assert the rdreq signal when the empty (for SCFIFO) or<br/>rdempty (for DCFIFO) port is high. Enable the underflow protection<br/>circuitry or set the UNDERFLOW_CHECKING parameter to ON so that<br/>the FIFO megafunction can automatically disable the rdreq signal<br/>when it is empty.</li> </ul>   |
|                    |       |          | <ul> <li>The rdreq signal must meet the functional timing requirement with<br/>respect to the empty or rdempty signal. See "Functional Timing<br/>Requirements" on page 11.</li> </ul>  |
| sclr(1)<br>aclr(3) | Input | No       | Assert this signal to clear all the output status ports, but the effect on the $_{\rm q}$ output may vary for different FIFO configurations. For more information about the effects on asserting the reset signals for the SCFIFO and DCFIFO, refer to Table 7 on page 16 or Table 8 on page 17 respectively.   |

### **Table 1.** Input and Output Ports Description (Part 2 of 4)

| Port                   | Туре   | Required | Description   |
|------------------------|--------|----------|---|
| q <i>(3)</i>           | Output | Yes      | Shows the data read from the read request operation.  |
|                        |        |          | For the SCFIFO megafunction and DCFIFO megafunction, the width of the $q$ port must be equal to the width of the data port. If you manually instantiate the megafunctions, ensure that the port width is equal to the LPM_WIDTH parameter.  |
|                        |        |          | For the DCFIFO_MIXED_WIDTHS megafunction, the width of the $q$ port<br>can be different from the width of the data port. If you manually<br>instantiate the megafunction, ensure that the width of the $q$ port is equal<br>to the LPM_WIDTH_R parameter. The megafunction supports a wide<br>write port with a narrow read port, and vice versa. However, the supported<br>width ratio is restricted by the type of RAM block used, and in general, are<br>in the power of 2. See "Different Input and Output Width" on page 18. |
| full (1)<br>wrfull (2) | Output | No       | When asserted, the FIFO megafunction is considered full. Do not perform write request operation when the FIFO megafunction is full.   |
| rdfull (2)             |        |          | In general, the rdfull signal is a delayed version of the wrfull signal.<br>However, for Stratix III device and onwards, the rdfull signal is a<br>combinational output instead of being the derived version of the wrfull<br>signal. Therefore, you should always refer to the wrfull port to ensure<br>whether or not a valid write request operation can be performed,<br>regardless of the target device.   |
| empty(1)<br>wrempty(2) | Output | No       | When asserted, the FIFO is considered empty. Do not perform read request operation when FIFO megafunction is empty.   |
| rdrempty (2)           |        |          | In general, the wrempty signal is a delayed version of the rdempty<br>signal. However, for Stratix III device and onwards, the wrempty signal<br>is a combinational output instead of being the derived version of<br>rdempty signal. Therefore, you should always refer to the rdempty<br>port to ensure whether or not a valid read request operation can be<br>performed, regardless of the target device.   |
| almost_full(1)         | Output | No       | Asserted when the usedw signal is greater than or equal to the<br>ALMOST_FULL_VALUE parameter. It is used as an early indication of<br>the full signal.   |
| almost_empty(1)        | Output | No       | Asserted when the usedw signal is less than the<br>ALMOST_EMPTY_VALUE parameter. It is used as an early indication of<br>the empty signal.  |

### **Table 1.** Input and Output Ports Description (Part 3 of 4)

| Port                       | Туре   | Required | Description   |
|----------------------------|--------|----------|---|
| usedw (1)                  | Output | No       | Shows the number of words stored in the FIFO.   |
| wrusedw (2)<br>rdusedw (2) |        |          | Ensure that the port width is equal to the LPM_WIDTHU parameter if you manually instantiate the SCFIFO megafunction or the DCFIFO megafunction. For DCFIFO_MIXED_WIDTH megafunction, the width of wrusedw and rdusedw ports must be equal to the LPM_WIDTHU and LPM_WIDTHU_R parameters respectively.   |
|                            |        |          | For Stratix, Stratix GX, and Cyclone devices, the FIFO megafunction<br>shows full even before the number of words stored reaches its maximum<br>value. Therefore, you should always refer to the full or wrfull port<br>for valid write request operation, and the empty or rdempty port for<br>valid read request operation regardless of the device targeted. |

| Table 1. Input and Output Ports Description (Part 4 of 4 | Table 1. | Input and | Output Ports E | Description | (Part 4 of 4) |
|--|----------|-----------|----------------|-------------|---------------|
|--|----------|-----------|----------------|-------------|---------------|

Notes to Table 1:

(1) Only applicable for the SCFIFO megafunction.

(2) Only applicable for the DCFIFO megafunctions.

(3) Applicable for both the SCFIFO megafunction and DCFIFO megafunctions.

The output latency information of the FIFO megafunctions is important especially for the q output port because there is no output flag to indicate when the output is valid to be sampled. For more information about the output latency (including other status flags), refer to Table 3 on page 12 or Table 4 on page 14.

# **Parameter Specifications**

This section describes the parameters that you can use to configure the megafunctions.

**Table 2.** Parameter Specifications (Part 1 of 4)

| Parameter          | Туре    | Required | Description   |
|--------------------|---------|----------|---|
| LPM_WIDTH          | Integer | Yes      | Specifies the width of the data and q ports for the SCFIFO megafunction and DCFIFO megafunction. For the DCFIFO_MIXED_WIDTHS megafunction, this parameter specifies only the width of the data port.  |
| LPM_WIDTH_R (1)    | Integer | Yes      | Specifies the width of the ${\bf q}$ port for the DCFIFO_MIXED_WIDTHS megafunction.   |
| LPM_WIDTHU         | Integer | Yes      | Specifies the width of the usedw port for the SCFIFO<br>megafunction, or the width of the rdusedw and wrusedw<br>ports for the DCFIFO megafunction. For the<br>DCFIFO_MIXED_WIDTHS megafunction, it only represents<br>the width of the wrusedw port.   |
| LPM_WIDTHU_R (1)   | Integer | Yes      | Specifies the width of the rdusedw port for the DCFIFO_MIXED_WIDTHS megafunction.   |
| LPM_NUMWORDS       | Integer | Yes      | Specifies the depths of the FIFO you require. The value must be at least 4.   |
|                    |         |          | The value assigned must comply with this equation, $2^{\text{LPM}_{\text{WIDTHU-1}}} < \text{LPM}_{\text{NUMWORDS}} \leq 2^{\text{LPM}_{\text{WIDTHU}}}$ .  |
|                    |         |          | For example, if the LPM_WIDTHU parameter is 3, the valid value for the LPM_NUMWORDS parameter is 5, 6, 7, or 8.   |
| LPM_SHOWAHEAD      | String  | Yes      | Specifies whether the FIFO is in normal mode ( $OFF$ ) or show-ahead mode ( $ON$ ).   |
|                    |         |          | For normal mode, the FIFO megafunction treats the rdreq<br>port as a normal read request that only performs read<br>operation when the port is asserted.  |
|                    |         |          | For show-ahead mode, the FIFO megafunction treats the rdreq port as a read-acknowledge that automatically outputs the first word of valid data in the FIFO megafunction (when the empty or rdempty port is low) without asserting the rdreq port. Asserting the rdreq port causes the FIFO megafunction to output the next data word, if available. |
|                    |         |          | If you set the parameter to ON, you may reduce performance.   |
| LPM_TYPE           | String  | No       | Identifies the library of parameterized modules (LPM) entity name. The values are SCFIFO and DCFIFO.  |
| MAXIMIZE_SPEED (2) | Integer | No       | Specifies whether to optimize for area or speed. The values are 0 through 10. The values 0, 1, 2, 3, 4, and 5 result in area optimization, while the values 6, 7, 8, 9, and 10 result in speed optimization.  |
|                    |         |          | This parameter is applicable for Cyclone II and Stratix II devices only.  |

### **Table 2.** Parameter Specifications (Part 2 of 4)

| Parameter                                    | Туре    | Required | Description   |  |  |
|--|---------|----------|---|--|--|
| OVERFLOW_CHECKING                            | String  | No       | Specifies whether to enable protection circuitry for overflow checking that disables the wrreg port when FIFO megafunction is full. The values are ON or OFF. If omitted, the default is ON.  |  |  |
| UNDERFLOW_CHECKING                           | String  | No       | Specifies whether to enable protection circuitry for<br>underflow checking that disables the rdreq port when<br>FIFO megafunction is empty. The values are ON or OFF.<br>omitted, the default is ON.  |  |  |
| DELAY_RDUSEDW (2)<br>DELAY_WRUSEDW (2)       | String  | No       | Specify the number of register stages that you want to internally add to the rdusedw or wrusedw port using the respective parameter.  |  |  |
|  |         |          | The default value of <b>1</b> adds a single register stage to the output to improve its performance. Increasing the value of the parameter does not increase the maximum system speed. It only adds additional latency to the respective output port.   |  |  |
| ADD_USEDW_MSB_BIT (2)                        | String  | No       | Increases the width of the rdusedw and wrusedw ports<br>by one bit. By increasing the width, it prevents the FIFO to<br>rollover to zero when it is full. The values are ON or OFF. If<br>omitted, the default value is OFF.  |  |  |
|  |         |          | This parameter is only applicable for Stratix and Cyclone<br>series of devices (except for Stratix, Stratix GX, and Cyclone<br>devices)   |  |  |
| RDSYNC_DELAYPIPE (2)<br>WRSNYC_DELAYPIPE (2) | Integer | No       | Specify the number of synchronization stages in the cross<br>clock domain. The value of the RDSYNC_DELAYPIPE<br>parameter relates the synchronization stages from the write<br>control logic to the read control logic, while the<br>WRSNYC_DELAYPIPE parameter relates the<br>synchronization stages from the read control logic to the<br>write control logic. Use these parameters to set the number<br>of synchronization stage if the clocks are not synchronized,<br>and set the CLOCKS_ARE_SYNCHRONIZED parameter to<br>FALSE. |  |  |
|  |         |          | The actual synchronization stage implemented relates variously to the parameter value assigned, depends on the target device.   |  |  |
|  |         |          | For Cyclone II and Stratix II devices and onwards, the values<br>of these parameters are internally reduced by 2. Thus, the<br>default values of 3 for these parameters correspond to a<br>single synchronization stage, a value of 4 results in 2<br>synchronization stages, and so on. For these devices,<br>choose the value at least of 4 (2 synchronization stages) for<br>metastability protection. See "Metastability Protection and<br>Related Options" on page 15.   |  |  |

**Table 2.** Parameter Specifications (Part 3 of 4)

| Parameter                   | Туре    | Required | Description  |
|-----------------------------|---------|----------|--|
| USE_EAB                     | String  | No       | Specifies whether the FIFO megafunction is constructed using RAM blocks. The values are ON or OFF.   |
|                             |         |          | Setting this parameter value to OFF yields the FIFO megafunction implemented in logic elements regardless of the type of the TriMatrix memory block type assigned to the RAM_BLOCK_TYPE parameter.   |
| WRITE_ACLR_SYNCH (2)        | String  | No       | Specifies whether to add a circuit that causes the aclr port<br>to be internally synchronized by the wrclk clock. Adding<br>the circuit prevents the race condition between the wrreq<br>and the aclr ports that could corrupt the FIFO<br>megafunction.   |
|                             |         |          | The values are ON or OFF. If omitted, the default value is OFF. This parameter is only applicable for Stratix and Cyclone series of devices (except for Stratix, Stratix GX, and Cyclone devices)  |
| CLOCKS_ARE_SYNCHRONIZED (2) | String  | No       | Specifies whether the write and read clocks are<br>synchronized which in turn determines the number of<br>internal synchronization stages added for stable operation<br>of the FIFO. The values are TRUE and FALSE. If omitted,<br>the default value is FALSE. You must only set the<br>parameter to TRUE if the write clock and the read clock are<br>always synchronized and they are multiples of each other.<br>Otherwise, set this to FALSE to avoid metastability<br>problems. |
|                             |         |          | If the clocks are not synchronized, set the parameter to FALSE, and use the RDSYNC_DELAYPIPE and WRSYNC_DELAYPIPE parameters to determine the number of synchronization stages required.   |
| RAM_BLOCK_TYPE              | String  | No       | Specifies the target device's Trimatrix Memory Block to be<br>used. To get the proper implementation based on the RAM<br>configuration that you set, allow the Quartus II software to<br>automatically choose the memory type by ignoring this<br>parameter and set the USE_EAB parameter to ON. This gives<br>the compiler the flexibility to place the memory function in<br>any available memory resource based on the FIFO depth<br>required.                                    |
| ADD_RAM_OUTPUT_REGISTER     | String  | No       | Specifies whether to register the ${\bf q}$ output. The values are ON and OFF. If omitted, the default value is OFF.   |
|                             |         |          | You can set the parameter to ON or OFF for the SCFIFO or the DCFIFO, except for the DCFIFO that targets Stratix II, Cyclone II, and new devices. This parameter does not apply to these devices because the $\mathbf{q}$ output must be registered in Normal mode and unregistered in Show-ahead mode for the DCFIFO.  |
| Almost_full_value (3)       | Integer | No       | Sets the threshold value for the almost_full port.<br>When the number of words stored in the FIFO is greater<br>than or equal to this value, the almost_full port is<br>asserted.  |

### Table 2. Parameter Specifications (Part 4 of 4)

| Parameter                   | Туре    | Required | Description   |
|-----------------------------|---------|----------|---|
| almost_empty_value (3)      | Integer | No       | Sets the threshold value for the almost_empty port.<br>When the number of words stored in the FIFO megafunction<br>is less than this value, the almost_empty port is<br>asserted.   |
| ALLOW_WRCYCLE_WHEN_FULL (3) | String  | No       | Allows you to combine read and write cycles to an already<br>full SCFIFO, so that it remains full. The values are ON and<br>OFF. If omitted, the default is OFF. This parameter is used<br>only when the OVERFLOW_CHECKING parameter is set to<br>ON. |
| INTENDED_DEVICE_FAMILY      | String  | No       | Specifies the intended device that matches the device set in your Quartus II project. This parameter is only used for functional simulation.  |

#### Notes to Table 2:

(1) Only applicable for the DCFIFO\_MIXED\_WIDTHS megafunction.

(2) Only applicable for the DCFIFO.

(3) Only applicable for the SCFIFO.

# **Functional Timing Requirements**

The wrreq signal is ignored (when FIFO is full) if you enable the overflow protection circuitry in the FIFO MegaWizard interface, or set the OVERFLOW\_CHECKING parameter to ON. The rdreq signal is ignored (when FIFO is empty) if you enable the underflow protection circuitry from the FIFO MegaWizard interface, or set the UNDERFLOW\_CHECKING parameter to ON.

If the protection circuitry is not enabled, you must meet the following functional timing requirements:

- DCFIFO
  - Deassert the wrreq signal in the same clock cycle when the wrfull signal is deasserted.
  - Deassert the rdreq signal in the same clock cycle when the rdempty signal is asserted.
- SCFIFO
  - Deassert the wrreq signal in the same clock cycle when the full signal is asserted.
  - Deassert the rdreq signal in the same clock cycle when the empty signal is asserted.

Figure 2 shows the functional timing requirement for the wrreq signal with respect to the wrfull signal.

|             |         | 0 ps    | 5.0 ns | 10.0 ns  | 15.0 ns  | 20.0 ns | 25.0 ns | 30.0 ns  | 35. |
|-------------|---------|---------|--------|----------|----------|---------|---------|----------|-----|
|             |         | Nai Ops |        |          |          |         |         |          |     |
| ₽0          | wrclk   | _Ľ      |        |          |          |         |         |          |     |
| <b>i</b> ≥1 | wrreq   |         |        |          |          |         |         |          |     |
| <b>a</b> 2  | 🖭 data  |         | ) ( 1  | <u> </u> | <u> </u> | 4       | 5       | <u> </u> |     |
| <b>@</b> 7  | wrfull  |         |        |          |          |         |         |          |     |
| <b>B</b> 8  | rdclk   |         |        |          |          |         |         |          |     |
| <b>P</b> 9  | rdreg   |         |        |          |          |         |         |          |     |
| 10          | rdempty |         |        |          |          |         |         |          |     |
| <b>⊚</b> 11 | 🛨 q     |         |        |          |          | 0       |         |          |     |
|             |         |         |        |          |          |         |         |          |     |

Figure 2. Functional Timing for the wrreq Signal and the wrfull Signal

Figure 3 shows the functional timing requirement for the rdreq signal with respect to the rdempty signal.

|   |         | Nai  | 30.0 ns | 35.0 ns | 40.0 ns | 45.0 ns        | 50.0 ns | 55.0 ns | 60.0 ns      | 65.( |
|---|---------|------|---------|---------|---------|----------------|---------|---------|--------------|------|
|   |         | INGI |         |         |         |                |         |         |              |      |
| ▶0  | wrelk   |      |         |         |         |                |         |         |              |      |
| <b>₽</b> 1  | wrreq   |      |         |         |         |                |         |         |              |      |
| <b>2</b>  | 🗉 data  |      | 6       | X:      | /X      | в (            | 9 X     | A X E   | з <u>х</u> с |      |
| 💿 7   | wrfull  |      |         |         |         |                |         | 1       |              |      |
| <b>B</b>  | rdelk   |      |         |         |         |                |         |         |              |      |
| <ul> <li>▶0</li> <li>▶1</li> <li>▶2</li> <li>₱7</li> <li>₱8</li> <li>₱9</li> <li>₱10</li> </ul> | rdreg   |      |         |         |         |                |         |         |              |      |
|   | rdempty |      |         |         |         |                |         |         |              |      |
| ig 11   | 🛨 q     |      |         | 0       | X 1     | <u>(2)</u> (3) |         |         |              | 4    |
|   |         |      |         |         |         |                |         |         |              |      |

Figure 3. Functional Timing for the rdreq Signal and the rdempty Signal

The required functional timing for the DCFIFO as described previously is also applied to the SCFIFO. The difference between the two modes is that for the SCFIFO, the wrreq signal is with respect to full flag and the rdreq signal is with respect to the empty flag.

## **Output Status Flags and Latency**

The main concern in most FIFO design is the output latency of the status flags with respect to read and write operations. Table 3 shows the output latency with respect to the write signal (wrreq) and read signal (rdreq) for the SCFIFO according to the different output modes and optimization options.

| Table 3. Output Latency | of the Status Flags for SCFIFO | (Part 1 of 2) |
|-------------------------|--------------------------------|---------------|
|                         |                                |               |

| Output Mode       | Optimization Option (1) | Output Latency (in number of clock cycles) (2) |  |  |
|-------------------|-------------------------|--|--|--|
| Normal <i>(3)</i> |                         | wrreq/rdreqt0full:1                            |  |  |
|                   |                         | wrreq to empty: 2                              |  |  |
|                   | Speed                   | rdreq to empty: 1                              |  |  |
|                   |                         | wrreq/rdreqt0usedw[]:1                         |  |  |
|                   |                         | rdreq to q[]: 1                                |  |  |
|                   |                         | wrreq/rdreqt0full:1                            |  |  |
|                   | Area                    | wrreq/rdreqtoempty:1                           |  |  |
|                   | Alea                    | wrreq/rdreqt0usedw[]:1                         |  |  |
|                   |                         | rdreqtoq[]:1                                   |  |  |

| Output Mode    | Optimization Option (1) | Output Latency (in number of clock cycles) (2) |  |  |
|----------------|-------------------------|--|--|--|
|                |                         | wrreq/rdreqt0full:1                            |  |  |
|                |                         | wrreq to empty: 3                              |  |  |
|                | Speed                   | rdreq to empty: 1                              |  |  |
| Show-ahead (3) | Speed                   | wrreq/rdreqt0usedw[]:1                         |  |  |
|                |                         | wrreq t0 q[]:3                                 |  |  |
|                |                         | rdreq t0 q []: 1                               |  |  |
|                |                         | wrreq/rdreqt0full:1                            |  |  |
|                | wrreq to empty: 2       |  |  |  |
|                | Aroo                    | rdreq to empty: 1                              |  |  |
|                | Area                    | wrreq/rdreqt0usedw[]:1                         |  |  |
|                |                         | wrreq t0 q[]:2                                 |  |  |
|                |                         | rdreq to q[]:1                                 |  |  |

#### Notes to Table 3:

(1) Speed optimization is equivalent to setting the ADD\_RAM\_OUTPUT\_REGISTER parameter to ON. Setting the parameter to OFF equivalent to area optimization.

(2) The information of the output latency is applicable for Stratix and Cyclone series of devices only. It may not be applicable for legacy devices such as APEX<sup>®</sup> and FLEX<sup>®</sup> series of devices.

(3) For the Quartus II software version older than 9.0, normal output mode is called legacy output mode. Normal output mode is equivalent to setting the LPM\_SHOWAHEAD parameter to OFF. For Show-ahead mode, the parameter is set to ON.

Table 4 shows the output latency with respect to the write signal (wrreq) and read signal (rdreq) for the DCFIFO.

| Table 4. Output Latence | y of the Status Flag for the DCFIFO | (Note 1) |
|-------------------------|-------------------------------------|----------|
|                         |                                     |          |

| Output Latency (in number of clock cycles)                         |
|--|
| wrreqtowrfull:1wrclk   |
| <pre>wrreq to rdfull: 2 wrclk cycles + following n rdclk (2)</pre> |
| wrreqtowrempty:1wrclk  |
| wrreq to rdempty: 2 wrclk + following <i>n</i> rdclk (2)           |
| wrreqt0wrusedw[]:2wrclk  |
| <pre>wrreqt0rdusedw[]:2wrclk + following n + 1 rdclk (2)</pre>     |
| <pre>wrreq to q[]: 1 wrclk + following 1 rdclk (3)</pre>           |
| rdreqt0rdempty:1rdclk  |
| rdreq to wrempty: 1 rdclk + following <i>n</i> wrclk (2)           |
| rdreqt0 rfull:1 rdclk  |
| rdreqtowrfull: 1 rdclk + following <i>n</i> wrclk (2)              |
| rdreqt0rdusedw[]:2rdclk  |
| <pre>rdreqt0wrusedw[]:1rdclk + following n + 1 wrclk (2)</pre>     |
| rdreqt0q[]:1rdclk  |

Notes to Table 4:

- (1) The output latency information is only applicable for Arria<sup>®</sup> GX, Stratix, and Cyclone series of devices (except for Stratix, Stratix GX, Hardcopy<sup>®</sup> Stratix, and Cyclone devices). It might not be applicable for legacy devices, such as APEX and FLEX series of devices.
- (2) The number of *n* cycles for rdclk and wrclk is equivalent to the number of synchronization stages used and are related to the WRSYNC\_DELAYPIPE and RDSYNC\_DELAYPIPE parameters. For more information about how the actual synchronization stage (*n*) is related to the parameters set for different target device, refer to Table 6 on page 15.
- (3) This is applied only to Show-ahead output modes. Show-ahead output mode is equivalent to setting the LPM\_SHOWAHEAD parameter to ON.

# **Metastability Protection and Related Options**

The FIFO MegaWizard interface provides the total latency, clock synchronization, metastability protection, area, and  $f_{MAX}$  options as a group setting for the DCFIFO.

Table 5 shows the available group setting.

**Table 5.** DCFIFO Group Setting for Latency and Related Options (Note 1)

| Group Setting  | Comment  |
|--|--|
| Lowest latency but requires synchronized<br>clocks                             | This option uses one synchronization stage with no metastability protection. It uses the smallest size and provides good $\rm f_{MAX}.$                                  |
|  | Select this option if the read clock and write clock are related clocks.   |
| Minimal setting for unsynchronized clocks                                      | This option uses two synchronization stages with good metastability protection. It uses the medium size and provides good $\rm f_{MAX}.$                                 |
| Best metastability protection, best f <sub>max</sub> and unsynchronized clocks | This option allows you to use three or more synchronization stages with the best metastability protection. It uses the largest size but gives the best $f_{\text{MAX}}.$ |

Note to Table 5:

(1) The group setting for latency and related options is available through the FIFO MegaWizard interface. The setting mainly determines the number of synchronization stage used, depending on the group setting you select. You can also set the number of synchronization stages you desire through the WRSYNC\_DELAYPIPE and RDSYNC\_DELAYPIPE parameters, but you need to understand how the actual number synchronization states relate to the parameter values set in different target devices. The following section includes the related information.

The **number of synchronization stages** set is related to the value of the WRSYNC\_DELAYPIPE and RDSYNC\_DELAYPIPE pipeline parameters. For some cases, these pipeline parameters are internally scaled down by two to reflect the actual synchronization stage.

Table 6 shows the relationship between the actual synchronization stage and the pipeline parameters.

| Stratix II, Cyclone II, and<br>onwards                             | Stratix and Cyclone Devices<br>in Low-Latency Version (1) | Other Devices  |
|--|---|--|
| Actual synchronization stage = value of pipeline parameter - 2 (2) |   | Actual synchronization stage = value of pipeline parameter |

#### Notes to Table 6:

- (1) You can obtain the low-latency of the DCFIFO (for Stratix, Stratix GX, and Cyclone devices) when the clocks are not set to synchronized in Show-ahead mode with unregistered output from the FIFO MegaWizard interface. The corresponding parameter settings for the low-latency version are ADD\_RAM\_OUTPUT\_REGISTER=OFF, LPM\_SHOWAHEAD=ON, and CLOCKS\_ARE\_SYNCHRONIZED=FALSE. These parameter settings are only applicable for Stratix, Stratix GX, and Cyclone devices.
- (2) The values assigned to WRSYNC\_DELAYPIPE and RDSYNC\_DELAYPIPE parameters are internally reduced by 2 to represent the actual syncrhonization stage implemented. Thus, the default values of 3 for these parameters corresponds to a single synchronization pipe stage, a value of 4 results in 2 synchronization stages, and so on. For these devices, choose the value at least of 4 (2 synchronization stages) for metastability protection.

Altera's TimeQuest timing analyzer includes the capability to estimate the robustness of asynchronous transfers in your design, and to generate a report that details the mean time between failures (MTBF) for all detected synchronization register chains. This report includes the MTBF analysis on the synchronization pipeline you applied between the asynchronous clock domains in your DCFIFO. You can then decide the number of synchronization stage to use in order to meet the range of the MTBF specification you require.

 For more information about enabling metastability analysis and reporting metastability in TimeQuest timing analyzer, refer to *Area and Timing Optimization* chapter in volume 2, and *Quartus II TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.

# **Synchronous Clear and Asynchronous Clear Effect**

The FIFO megafunctions support the synchronous clear (sclr) and asynchronous clear (aclr) signals, depending on the FIFO modes. The effects of these signals are varied for different FIFO configurations. The SCFIFO supports both synchronous and asynchronous clear while the DCFIFO supports asynchronous clear, and asynchronous clear that synchronized with the write clock.

Table 7 shows the synchronous clear and asynchronous clear supported in the SCFIFO.

| Mode  | Synchronous Clear (scir)  | Asynchronous Clear (aclr)   |  |  |
|---|---|---|--|--|
| Effects on status ports                                 | Deasserts the full and al   | lmost_full <b>signals</b> .   |  |  |
|   | Asserts the empty and al  | most_empty signals.   |  |  |
|   | Resets the usedw flag.  |   |  |  |
| Commencement of effects upon assertion                  | At the rising edge of the clock.  | Immediate (except for the ${\tt q}$ output)   |  |  |
| Effects on the ${\bf q}$ output for Normal output modes | The read pointer is reset<br>and points to the first data<br>location. If the $_{\rm q}$ output is<br>not registered, the output<br>shows the first data word<br>of the SCFIFO; otherwise,<br>it remains at its previous<br>value.  | The g output remains at its previous value.   |  |  |
| Effects on the g output for Show-ahead output modes     | The read pointer is reset<br>and points to the first data<br>location. If the $_{\rm q}$ output is<br>not registered, the output<br>remains at its previous<br>value for only one clock<br>cycle and shows the first<br>data word of the SCFIFO at<br>the next rising clock edge.<br>(1)<br>Otherwise, the $_{\rm q}$ output<br>remains at its previous<br>value. | If the q output is not registered, the<br>output shows the first data word of<br>the SCFIFO starting at the first rising<br>clock edge. (1)<br>Otherwise, the q output remains its<br>previous value. |  |  |

| Table 7. Synchronous Clear and As | ynchronous Clear in the SCFIFO |
|-----------------------------------|--------------------------------|
|-----------------------------------|--------------------------------|

Note to Table 7:

(1) The first data word shown after the reset is not a valid Show-ahead data. It reflects the data where the read pointer is pointing to because the q output is not registered. To obtain a valid Show-ahead data, perform a valid write after the reset.

#### Table 8 shows the asynchronous clear supported by the DCFIFO.

Table 8. Asynchronous Clear in DCFIFO

| Mode   | Asynchronous Clear (aclr)   | aclr (synchronize with write clock) $(1)$ , $(2)$  |  |  |  |  |
|--|---|--|--|--|--|--|
| Effects on status ports  | Deasserts the wrfull signal.  | Asserts the wrfull signal for three rising edges of write clock before deasserting the signal. |  |  |  |  |
|  | Deasserts the rdfull signal.  |  |  |  |  |  |
|  | Asserts the wrempty and rdempty signals.  |  |  |  |  |  |
|  | Resets the wrusedw and rdusedw flags.   |  |  |  |  |  |
| Commencement of effects upon assertion                         | Immediate.  |  |  |  |  |  |
| Effects on the $q$ output for normal output modes (3)          | The output remains unchanged if it is not registered. If the port is registered, it is cleared. |  |  |  |  |  |
| Effect on the $q$ output for<br>show-ahead output modes<br>(3) | The output shows 'X' if it is not registered. If the port is registered, it is cleared.         |  |  |  |  |  |

#### Notes to Table 8:

- (1) The wrreq signal must be low when the DCFIFO comes out of reset (the instant when the aclr signal is deasserted) at the rising edge of the write clock to avoid a race condition between write and reset. If this condition cannot be guaranteed in your design, the aclr signal needs to be synchronized with the write clock. This can be done by setting the Add circuit to synchronize 'aclr' input with 'wrclk' option from the FIFO MegaWizard interface, or setting the WRITE ACLR SYNCH paramter to ON.
- (2) Even though the aclr signal is synchronized with the write clock, asserting the aclr signal still affects all the status flags asynchronously.
- (3) For Stratix and Cyclone series of devices (except Stratix, Stratix GX, and Cyclone devices), the DCFIFO only supports registered g output in Normal mode, and unregistered g output in Show-ahead mode. For other devices, you have an option to register or unregister the g output (regardless of the Normal mode or Show-ahead mode used) from the FIFO MegaWizard interface or set through the ADD\_RAM\_OUTPUT\_REGISTER parameter.
  - For correct timing analysis, Altera recommends enabling the **Removal and Recovery Analysis** option in the Classic timing analyzer tool when you use the aclr signal. The analysis is turned on by default in the TimeQuest timing analyzer tool.

# **Different Input and Output Width**

The DCFIFO\_MIXED\_WIDTHS megafunction supports different write input data/read output data width if the width's ratio is valid. The FIFO MegaWizard interface prompts an error message if the combinations of the input data width and the output data width produce an invalid ratio. The supported width ratio is restricted by the type of RAM block used and is generally in a power of 2.

The megafunction supports a wide write port with a narrow read port, and vice versa.

Figure 4 shows an example of a wide write port (16-bit input) and a narrow read port (8-bit output).





Figure 4. Writing 16-bit Words and Reading 8-bit Words

In this example, the read port is operating at twice the frequency of the write port. Writing two 16-bit words to the FIFO buffer increases the wrusedw flag to two and the rusedw flag to four. Four 8-bit read operations empty the FIFO buffer. The read begins with the least-significant 8 bits from the 16-bit word written followed by the most-significant 8 bits.

Figure 5. Writing 8-Bit Words and Reading 16-Bit Words



In this example, the read port is operating at half the frequency of the write port. Writing four 8-bit words to the FIFO buffer increases the wrusedw flag to four and the rusedw flag to two. Two 16-bit read operations empty the FIFO. The first and second 8-bit word written are equivalent to the LSB and MSB of the 16-bit output words, respectively. The rdempty signal stays asserted until enough words have been written on the narrow write port to fill an entire word on the wide read port.

## **Constraint Settings**

When using the Quartus II TimeQuest timing analyzer and your design contains a DCFIFO block, the following false paths are required to avoid timing failures in the synchronization registers:

For paths crossing from the write into the read domain, apply a false path assignment between the delayed\_wrptr\_g and rs\_dgwp registers:

```
set_false_path -from [get_registers
{*dcfifo*delayed_wrptr_g[*]}] -to [get_registers
{*dcfifo*rs_dgwp*}]
```

For paths crossing from the read into the write domain, apply a false path assignment between the rdptr\_g and ws\_dgrp registers:

```
set_false_path -from [get_registers {*dcfifo*rdptr_g[*]}]
-to [get_registers {*dcfifo*ws_dgrp*}]
```

In the Quartus II software version 8.1 and later, the false path assignments are automatically added through the HDL-embedded Synopsis design constraint (SDC) commands when you compile your design. The related message is shown under the TimeQuest timing analyzer report.

The constraints are internally applied but are not written to the **.sdc** file. To view the embedded-false path, type **report\_sdc** in the console pane of the TimeQuest timing analyzer GUI.

If you use the Quartus II Classic timing analyzer, the false paths are applied automatically for the DCFIFO.

- In the case of the DCFIFO implemented in logic elements (LEs), you can ignore the cross-domain timing violations from the data path of the DFFE array (that makes up the memory block) to the q output register. To ensure the q output is valid, sample the output only after the rdempty signal is deasserted.
- **For more information about setting the timing constraint, refer to the** *Quartus II TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.

## **Coding Example for Manual Instantiation**

This section provides a Verilog coding example to instantiate the DCFIFO megafunction. It is not a complete coding for you to compile, but it provides a guideline and comments for the required structure of the instantiation. You can use the same structure to instantiate other megafunctions but only with the ports and parameter that are applicable to the megafunctions you instantiated.


**Example 1.** Verilog Coding Example to Instantiate the DCFIFO Megafunctions

```
//module declaration
module dcfifo8x32 (aclr, data, ....., wfull);
//Module's port declarations
input aclr;
input [31:0] data;
output wrfull;
//Module's data type declarations and assignments
wire rdempty w;
wire wrfull = wrfull w;
wire [31:0] q = q w;
/*Instantiates dcfifo megafunction. Must declare all the ports available from
the megafunction and define the connection to the module's ports.
Refer to the ports specification from the user quide for more information about
the megafunction's ports*/
//syntax: <megafunction's name> <given an instance name>
dcfifo inst1 (
//syntax: .<dcfifo's megafunction's port>(<module's port/wire>)
    .wrclk (wrclk),
    .rdclk (rdreq),
    .wrusedw ()); //left the output open if it's not used
/*Start with the keyword "defparam", defines the parameters and value
    assignments. Refer to parameters specifications from the user guide for
    more information about the megafunction's parameters*/
    defparam
//syntax: <instance name>.<parameter> = <value>
    inst1.intended device family = "Stratix III",
    inst1.lpm numwords = 8,
    inst1.wrsync delaypipe = 4;
endmodule
```

## **Design Example**

In this design example, the data from the ROM is required to be transferred to the RAM. Assuming the ROM and RAM are driven by non-related clocks, the DCFIFO can be used to effectively transfer the data between the asynchronous clock domains. Figure 6 illustrates the component blocks and their signal interactions.





- The DCFIFO are only capable of handling asynchronous data transferring issues (metastable effects). You must have a controller to govern and monitor the data buffering process between the ROM, DCFIFO, and RAM. This design example provides you the write control logic (**write\_control\_logic.v**), and the read control logic (**read\_control\_logic.v**) which are complied with the DCFIFO specifications that control the valid write/read request to/from the DCFIFO.
- This design example is validated with its functional behavior, but without timing analysis and gate level simulation. The design coding such as the state machine for the write and read controllers may not be optimized. The intention of this design example is to show the megafunction usages particularly on its control signal in data buffering application, rather than the design coding and verification processes.
- To obtain the DCFIFO settings used in this design example, refer to the parameter settings from the design file (dcfifo8x32.v). You can get all the design files including the testbench from the dcfifo\_example.zip file from the Literature: User Guides page on the Altera website. The zip file also includes the do script (dcfifo\_de\_top.do) that automates functional simulation that you can use to run the simulation using the ModelSim®-Altera software.

For better understanding, refer to the signal names in Figure 6 on page 22 when you go through the descriptions for the simulation waveforms.




Figure 7. Initial Write Operation to the DCFIFO Megafunction

#### Notes to Figure 7:

- (1) Before reaching 10 ns, the reset signal is high and causes the write controller to be in the IDLE state. In the IDLE state, the write controller drives the fifo\_wrreq signal to low, and requests data to be read from the rom\_addr=00. The ROM is configured to have an unregistered output, so that the rom\_out signal immediately shows the data from the rom\_addr signal regardless of the reset. This shortens the latency because the rom\_out signal is connected directly to the fifo\_in signal, which is a registered input port in the DCFIFO. In this case, the data (00000001) is always stable and pending to be written into the DCFIFO when fifo\_wrreq signal is high during the WRITE state.
- (2) The write controller transitions from the IDLE state to the WRITE state, if the fifo\_wrfull signal is low after the reset signal is deasserted. In the WRITE state, the write controller drives the fifo\_wrreq signal to high, and requests for write operation to the DCFIFO. The rom\_addr signal is unchanged (00) so the data is stable for at least one clock cycle before the DCFIFO actually writes in the data at the next rising clock edge.
- (3) The write controller transitions from the WRITE state to the INCADR state, if the rom\_addr signal has not yet increased to ff (that is, the last data from the ROM has not been read out). In the INDADR state, the write controller drives the fifo\_wrreq signal to low, and increases the rom addr signal by 1 (00 to 01).
- (4) The same state transition continues as stated in note (2) and note (3), if the fifo\_wrfull signal is low and the rom\_addr signal not yet increased to ff.

| 🔶 rvclk         | 1        |                |    |    |        |    |          |    |          |
|-----------------|----------|----------------|----|----|--------|----|----------|----|----------|
| 💶 🔶 rdctristate | INCADR   | IDLE           |    |    | INCADR |    | WRITE    |    | INCADR   |
| fifo_rdempty    | 0        |                |    |    |        |    |          |    |          |
| 🧄 fifo_rdreg    | 1        |                |    |    |        |    |          |    |          |
|                 | 00000001 | 0000000        |    |    |        |    | 00000001 |    |          |
| 🚽 🧄 ram_wren    | 0        |                |    |    |        |    |          |    |          |
|                 | St0      |                |    |    |        |    |          |    |          |
| 🖅 🚽 🚽 🐨 🐨       | 01       | ff             |    |    | 00     |    |          |    | 01       |
| +               | 00000001 | 0000000        |    |    |        |    | 00000001 |    |          |
| +               | 1        | 0              |    |    |        |    | 1        |    |          |
|                 | 00000001 | 0000000        |    |    |        |    |          |    | 00000001 |
| - •             |          |                |    |    |        |    |          |    |          |
| 😂 🎫 🕤 🛛 Now     |          | 30 ns          | 40 | ns | 50     | ns | 60       | ns |          |
| 🔒 🌽 🥥 (1)       |          | 35 ns 10000 ps |    |    |        |    |          |    |          |
| 🔒 🌽 🥥 (2)       |          | 45 ns 10000 ps |    |    |        |    |          |    |          |
| 🔒 🌽 🤤 (3)       |          | 55 ns10000 ps  |    |    |        |    |          |    |          |
| 🔂 🌽 😑 (4)       | 65 ns    |                |    |    |        |    |          | 65 | ns       |

Figure 8. Initial Read Operation from the DCFIFO Megafunction

#### Notes to Figure 8:

- (1) Before reaching 35 ns, the read controller is in the IDLE state because the fifo\_rdempty signal is high even when the reset signal is low (not shown in the figure). In the IDLE state, the ram\_addr = ff to accommodate the increment of the RAM address in the INCADR state, so that the first data read is stored at ram\_addr = 00 in the WRITE state.
- (2) The read controller transitions from the IDLE state to the INCADR state, if the fifo\_rdempty signal is low. In the INCADR state, the read controller drives the fifo\_rdreq signal to high, and requests for read operation from the DCFIFO. The ram\_addr signal is increased by one (ff to 00), so that the read data can be written into the RAM at ram\_addr = 00.
- (3) From the INCADR state, the read controller always transition to the WRITE state at the next rising clock edge. In the WRITE state, it drives the ram\_wren signal to high, and enables the data writing into the RAM at ram\_addr = 00. At the same time, the read controller drives the ram\_rden signal to high so that the newly written data is output at q at the next rising clock edge. Also, it increases the word\_count signal to 1 to indicate the number of words successfully read from the DCFIFO.
- (4) The same state transition continues as stated in note (2) and note (3) if fifo rdepmty signal is low.


| — Trasmitting Domain — |          |                      |                     |      |         |       |         |       |    |        |      |      |        |      |
|------------------------|----------|----------------------|---------------------|------|---------|-------|---------|-------|----|--------|------|------|--------|------|
| 🔶 reset                |          |                      |                     |      |         |       |         |       |    |        |      |      |        |      |
| 🔶 trclk                |          |                      |                     |      |         |       |         |       |    |        |      |      |        |      |
| 😐 🔶 wrctristate        | INCADR   | IN WRITE             | INCADR              | ļv.  | /AIT    |       |         |       |    |        | WRIT | Ξ    | INCADR |      |
| 🖅 🔶 rom_addr           | 09       | 07                   | 08                  |      |         |       |         |       |    |        |      |      | 09     |      |
| 🖅 🔶 rom_out            | 00000009 | 00)00000008          |                     | 0    | 0000009 |       |         |       |    |        |      |      |        |      |
| Ifio_wrreq             |          |                      |                     |      |         |       |         |       |    |        |      |      | 1      |      |
| 😐 🔶 fifo_in            | 00000009 | 00)00000008          |                     | 0    | 0000009 |       |         |       |    |        |      |      |        |      |
| 🔶 fifo_wrfull          |          |                      |                     |      |         |       |         |       |    |        |      |      | ſ      |      |
| 💵 🕤 Now                | 5200 ns  | ri rit               | 50                  | ns i | ri Liri | 55 ns | i i i l | · · · | 60 | ns i i |      |      | 65 m   | ns I |
| 🔒 🎤 😂 (1)              |          |                      | 48.75 ns - 2500 ps- |      |         |       |         |       |    |        |      |      |        |      |
| 🔒 🎤 🤤 (2)              |          |                      | 51.25 ns 7500 ps    |      |         |       |         |       |    |        |      |      |        |      |
| 🔒 🦯 🤤 (3)              |          | 58.75 ns - 2500 ps - |                     |      |         |       |         |       |    |        |      |      |        |      |
| 🔓 🌽 🤤 (4)              |          |                      | 61.25 ns 2500 ps    |      |         |       |         |       |    |        |      |      |        |      |
| 🔂 🌽 🤤 (5)              | 63.75 ns |                      |                     |      |         |       |         |       |    |        |      | 63.7 | '5 ns  |      |

#### Figure 9. Write Operation when DCFIFO is FULL

#### Notes to Figure 9:

- (1) When the write controller is in the INCADR state, and the fifo\_wrfull signal is asserted, it transitions to the WAIT state in the next rising clock edge.
- (2) In the WAIT state, it holds the rom\_addr (08) so that the respective data is written into the DCFIFO when it transition to the WRITE state.
- (3) The write controller stays in WAIT state if the fifo\_wrfull signal is still high. When the fifo\_wrfull is low, the write controller always transitions from the WAIT state to the WRITE state at the next rising clock edge.
- (4) In the WRITE state, then only the write controller drives the fifo\_wrreq signal to high, and requests for write operation to write the data from the previously held address (08) into the DCFIFO. It always transitions to the INCADR state in the next rising clock edge, if the rom\_addr signal has not yet increased to ff.
- (5) The same state transition continues as stated in Notes (1) through (4) if fifo\_wrfull signal is high.


|                        |            |                     |     |            |         |     |      |      |        |      | _ |
|------------------------|------------|---------------------|-----|------------|---------|-----|------|------|--------|------|---|
| — Trasmitting Domain — |            |                     |     |            |         |     |      |      |        |      |   |
| 🔷 reset                | 0          |                     |     |            |         |     |      |      |        |      |   |
|                        | 1          |                     |     |            |         |     |      |      |        |      |   |
| 🖅 🔶 wrctristate        | DONE       | WAIT                |     | WRITE      | DONE    |     |      |      |        |      |   |
| 😐 🔶 rom_addr           | ff         | ff                  |     |            |         |     |      |      |        |      |   |
| 庄                      | 00000100   | 000000100           |     |            |         |     |      |      |        |      |   |
| Ifo_wrreq              | 0          |                     |     |            |         |     |      |      |        |      |   |
| 🖅 🔶 fifo_in            | 00000100   | 00000100            |     |            |         |     |      |      |        |      |   |
| 🔶 fifo_wrfull          | 0          |                     |     |            |         |     |      |      |        |      |   |
| 😂 🎫 🕙 Now              | 5200 ns    | 4990 ns             | 500 | 0 ns       |         | 501 | 0 ns |      | 5020   | ) ns |   |
| 🔒 🦯 🥥 (1)              | 5001.25 ns |                     |     | 5001.25 ns | 2500 ps |     |      |      |        |      |   |
| 🔒 🦯 🥥 (2)              | 5003.75 ns | 5003.75 ns 15000 ps |     |            |         |     |      |      |        |      |   |
| 🔒 🌽 🤤 (3)              | 5018.75 ns |                     |     |            |         |     |      | 5018 | .75 ns |      |   |



#### Notes to Figure 10:

- (1) When the write controller is in the WRITE state, and rom\_addr = ff, the write controller drives the fifo\_wrreq signal to high to request for last write operation to DCFIFO. The data 100 is the last data stored in ROM to be written into the DCFIFO. In the next rising clock edge, it transitions to the DONE state.
- (2) In the DONE state, the write controller drives the fifo\_wrreq signal to low.
- (3) The fifo\_wrfull signal is deasserted because the read controller in the receiving domain is continuously performing the read operation. However, the fifo\_wrfull signal is only deasserted sometime after the read request from the receiving domain. This is due to the latency in the DCFIFO (rdreq signal to wrfull signal).

#### Figure 11. Completion of Data Transfer from DCFIFO to RAM



#### Notes to Figure 11:

- (1) The fifo\_rdempty signal is asserted to indicate the DCFIFO is empty. The read controller drives the fifo\_rdreq signal to low, and enables the write of the last data 100 at ram\_addr =ff. The word\_count signal is increased to 256 (in decimal) to indicate all the 256 words of data from the ROM are successfully transferred to the RAM.
- (2) The last data written into the RAM is shown at the q output..
  - To verify the results, compare the q outputs with the **rom\_initdata.hex** file provided in the design example. Open the file with the Quartus II software and select the word size as 32 bit. The q output should display the same data as shown in the file.

# **Revision History**

| Date           | Document<br>Version | Changes Made   |  |  |  |
|----------------|---------------------|--|--|--|--|
| September 2009 | 6.0                 | <ul> <li>Replaced "FIFO Megafunction Features" section with<br/>"Configuration Methods"</li> </ul>   |  |  |  |
|                |                     | Updated "Input and Output Ports"   |  |  |  |
|                |                     | <ul> <li>Added "Parameter Specifications", "Output Status Flags<br/>and Latency", "Metastability Protection and Related<br/>Options", "Constraint Settings", "Coding Example for<br/>Manual Instantiation", and "Design Example".</li> </ul> |  |  |  |
| February 2009  | 5.1                 | Minor update in Table 8 on page 17.  |  |  |  |
| January 2009   | 5.0                 | Complete re-write of the user guide.   |  |  |  |
| May 2007       | 4.0                 | <ul> <li>Added support for Arria GX devices.</li> </ul>  |  |  |  |
|                |                     | <ul> <li>Updated for new GUI.</li> </ul>   |  |  |  |
|                |                     | <ul> <li>Added six design examples in place of functional</li> </ul>   |  |  |  |
|                |                     | <ul> <li>description.</li> </ul>   |  |  |  |
|                |                     | <ul> <li>Re-organized and updated Chapter 3 to have separate<br/>tables for the SCFIFO and DCFIFO megafunctions.</li> </ul>  |  |  |  |
|                |                     | <ul> <li>Added Referenced Documents section.</li> </ul>  |  |  |  |
| March 2007     | 3.3                 | <ul> <li>Minor content changes, including adding Stratix III and<br/>Cyclone III information</li> </ul>  |  |  |  |
|                |                     | Re-took screenshots for software version 7.0   |  |  |  |
| September 2005 | 3.2                 | Minor content changes.   |  |  |  |

The following table shows the revision history for this user guide.



101 Innovation Drive San Jose, CA 95134 www.altera.com **Technical Support** www.altera.com/support

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are nsai advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

